PCI Express is acclimated in consumer, server, and automated applications, as a motherboard-level interconnect (to hotlink motherboard-mounted peripherals), a acquiescent backplane interconnect and as an amplification agenda interface for add-in boards.
In around all avant-garde PCs, from customer laptops and desktops to action abstracts servers, the PCIe bus serves as the primary motherboard-level interconnect, abutting the host arrangement processor with both integrated-peripherals (surface army ICs) and add-on peripherals (expansion cards.) In a lot of of these systems, the PCIe bus co-exists with one or added bequest PCI buses, for astern affinity with the ample physique of bequest PCI peripherals.
edit Architecture
Conceptually, the PCIe bus is like a accelerated consecutive backup of the earlier PCI/PCI-X bus,3 an interconnect bus application aggregate address/data lines.
A key aberration amid PCIe bus and the earlier PCI is the bus topology. PCI uses a aggregate alongside bus architecture, area the PCI host and all accessories allotment a accepted set of address/data/control lines. In contrast, PCIe is based on point-to-point topology, with abstracted consecutive links abutting every accessory to the basis circuitous (host). Due to its aggregate bus topology, admission to the earlier PCI bus is arbitrated (in the case of assorted masters), and bound to one adept at a time, in a individual direction. Furthermore, the earlier PCI's clocking arrangement banned the bus alarm to the slowest borderline on the bus (regardless of the accessories complex in the bus transaction). In contrast, a PCIe bus hotlink supports full-duplex advice amid any two endpoints, with no inherent limitation on circumstantial admission beyond assorted endpoints.
In agreement of bus protocol, PCIe advice is encapsulated in packets. The plan of packetizing and de-packetizing abstracts and status-message cartage is handled by the transaction band of the PCIe anchorage (described later). Radical differences in electrical signaling and bus agreement crave the use of a altered automated anatomy agency and amplification connectors (and thus, new motherboards and new adapter boards); PCI slots and PCIe slots are not interchangeable. At the software level, PCIe preserves astern affinity with PCI; bequest PCI arrangement software can ascertain and configure newer PCIe accessories after absolute abutment for the PCIe standard, admitting PCIe's new appearance are inaccessible.
The PCIe hotlink amid two accessories can abide of anywhere from 1 to 32 lanes. In a multi-lane link, the packet abstracts is striped beyond lanes, and aiguille data-throughput scales with the all-embracing hotlink width. The lane calculation is automatically adjourned during accessory initialization, and can be belted by either endpoint. For example, a single-lane PCIe (×1) agenda can be amid into a multi-lane aperture (×4, ×8, etc.), and the initialization aeon auto-negotiates the accomplished mutually accurate lane count. The hotlink can dynamically down-configure the hotlink to use beneath lanes, appropriately accouterment some admeasurement of abortion altruism in the attendance of bad or capricious lanes. The PCIe accepted defines slots and connectors for assorted widths: ×1, ×4, ×8, ×16, ×32. This allows PCIe bus to serve both cost-sensitive applications area top throughput is not needed, as able-bodied as performance-critical applications such as 3D graphics, arrangement (10 Gigabit Ethernet, multiport Gigabit Ethernet), and action accumulator (SAS, Fibre Channel.)
As a point of reference, a PCI-X (133 MHz 64-bit) accessory and PCIe accessory at 4-lanes (×4), Gen1 acceleration accept almost the aforementioned aiguille alteration bulk in a single-direction: 1064 MB/sec. The PCIe bus has the abeyant to accomplish bigger than the PCI-X bus in cases area assorted accessories are appointment abstracts communicating simultaneously, or if advice with the PCIe borderline is bidirectional.
edit Interconnect
PCIe accessories acquaint via a analytic affiliation alleged an interconnect4 or link. A hotlink is a point-to-point advice approach amid 2 PCIe ports, acceptance both to send/receive accustomed PCI-requests (configuration read/write, I/O read/write, anamnesis read/write) and interrupts (INTx, MSI, MSI-X). At the concrete level, a hotlink is composed of 1 or added lanes.4 Low-speed peripherals (such as an 802.11 Wi-Fi card) use a single-lane (×1) link, while a cartoon adapter about uses a abundant added (and thus, faster) 16-lane link.
edit Lane
A lane is composed of a address and accept brace of cogwheel lines. Anniversary lane is composed of 4 affairs or arresting paths, acceptation conceptually, anniversary lane is a full-duplex byte stream, alteration abstracts packets in 8 bit 'byte' format, amid endpoints of a link, in both admonition simultaneously.5 Concrete PCIe slots may accommodate from one to thirty-two lanes, in admiral of two (1, 2, 4, 8, 16 and 32).4 Lane counts are accounting with an × prefix (e.g., ×16 represents a sixteen-lane agenda or slot), with ×16 getting the better admeasurement in accepted use.6
edit Consecutive bus
The affirmed consecutive architecture was called over a acceptable alongside bus architecture due to the latter's inherent limitations, including single-duplex operation, balance arresting calculation and an inherently lower bandwidth due to timing skew. Timing skew after-effects from abstracted electrical signals aural a alongside interface traveling down different-length conductors, on potentially altered printed ambit lath layers, at possibly altered arresting velocities. Despite getting transmitted accompanying as a individual word, signals on a alongside interface acquaintance altered biking times and access at their destinations at altered moments. When the interface alarm bulk is added to a point area its changed (i.e., its alarm period) is beneath than the better accessible time amid arresting arrivals, the signals no best access with acceptable accompaniment to accomplish accretion of the transmitted chat possible. Back timing skew over a alongside bus can bulk to a few nanoseconds, the consistent bandwidth limitation is in the ambit of hundreds of megahertz.
A consecutive interface does not display timing skew because there is alone one cogwheel arresting in anniversary administration aural anniversary lane, and there is no alien alarm arresting back clocking advice is anchored aural the consecutive signal. As such, archetypal bandwidth limitations on consecutive signals are in the multi-gigahertz range. PCIe is just one archetype of a accepted trend abroad from alongside buses to consecutive interconnects. Other examples cover Consecutive ATA, USB, SAS, FireWire (1394) and RapidIO.
Multichannel consecutive architecture increases adaptability by allocating apathetic accessories to beneath lanes than fast devices.
In around all avant-garde PCs, from customer laptops and desktops to action abstracts servers, the PCIe bus serves as the primary motherboard-level interconnect, abutting the host arrangement processor with both integrated-peripherals (surface army ICs) and add-on peripherals (expansion cards.) In a lot of of these systems, the PCIe bus co-exists with one or added bequest PCI buses, for astern affinity with the ample physique of bequest PCI peripherals.
edit Architecture
Conceptually, the PCIe bus is like a accelerated consecutive backup of the earlier PCI/PCI-X bus,3 an interconnect bus application aggregate address/data lines.
A key aberration amid PCIe bus and the earlier PCI is the bus topology. PCI uses a aggregate alongside bus architecture, area the PCI host and all accessories allotment a accepted set of address/data/control lines. In contrast, PCIe is based on point-to-point topology, with abstracted consecutive links abutting every accessory to the basis circuitous (host). Due to its aggregate bus topology, admission to the earlier PCI bus is arbitrated (in the case of assorted masters), and bound to one adept at a time, in a individual direction. Furthermore, the earlier PCI's clocking arrangement banned the bus alarm to the slowest borderline on the bus (regardless of the accessories complex in the bus transaction). In contrast, a PCIe bus hotlink supports full-duplex advice amid any two endpoints, with no inherent limitation on circumstantial admission beyond assorted endpoints.
In agreement of bus protocol, PCIe advice is encapsulated in packets. The plan of packetizing and de-packetizing abstracts and status-message cartage is handled by the transaction band of the PCIe anchorage (described later). Radical differences in electrical signaling and bus agreement crave the use of a altered automated anatomy agency and amplification connectors (and thus, new motherboards and new adapter boards); PCI slots and PCIe slots are not interchangeable. At the software level, PCIe preserves astern affinity with PCI; bequest PCI arrangement software can ascertain and configure newer PCIe accessories after absolute abutment for the PCIe standard, admitting PCIe's new appearance are inaccessible.
The PCIe hotlink amid two accessories can abide of anywhere from 1 to 32 lanes. In a multi-lane link, the packet abstracts is striped beyond lanes, and aiguille data-throughput scales with the all-embracing hotlink width. The lane calculation is automatically adjourned during accessory initialization, and can be belted by either endpoint. For example, a single-lane PCIe (×1) agenda can be amid into a multi-lane aperture (×4, ×8, etc.), and the initialization aeon auto-negotiates the accomplished mutually accurate lane count. The hotlink can dynamically down-configure the hotlink to use beneath lanes, appropriately accouterment some admeasurement of abortion altruism in the attendance of bad or capricious lanes. The PCIe accepted defines slots and connectors for assorted widths: ×1, ×4, ×8, ×16, ×32. This allows PCIe bus to serve both cost-sensitive applications area top throughput is not needed, as able-bodied as performance-critical applications such as 3D graphics, arrangement (10 Gigabit Ethernet, multiport Gigabit Ethernet), and action accumulator (SAS, Fibre Channel.)
As a point of reference, a PCI-X (133 MHz 64-bit) accessory and PCIe accessory at 4-lanes (×4), Gen1 acceleration accept almost the aforementioned aiguille alteration bulk in a single-direction: 1064 MB/sec. The PCIe bus has the abeyant to accomplish bigger than the PCI-X bus in cases area assorted accessories are appointment abstracts communicating simultaneously, or if advice with the PCIe borderline is bidirectional.
edit Interconnect
PCIe accessories acquaint via a analytic affiliation alleged an interconnect4 or link. A hotlink is a point-to-point advice approach amid 2 PCIe ports, acceptance both to send/receive accustomed PCI-requests (configuration read/write, I/O read/write, anamnesis read/write) and interrupts (INTx, MSI, MSI-X). At the concrete level, a hotlink is composed of 1 or added lanes.4 Low-speed peripherals (such as an 802.11 Wi-Fi card) use a single-lane (×1) link, while a cartoon adapter about uses a abundant added (and thus, faster) 16-lane link.
edit Lane
A lane is composed of a address and accept brace of cogwheel lines. Anniversary lane is composed of 4 affairs or arresting paths, acceptation conceptually, anniversary lane is a full-duplex byte stream, alteration abstracts packets in 8 bit 'byte' format, amid endpoints of a link, in both admonition simultaneously.5 Concrete PCIe slots may accommodate from one to thirty-two lanes, in admiral of two (1, 2, 4, 8, 16 and 32).4 Lane counts are accounting with an × prefix (e.g., ×16 represents a sixteen-lane agenda or slot), with ×16 getting the better admeasurement in accepted use.6
edit Consecutive bus
The affirmed consecutive architecture was called over a acceptable alongside bus architecture due to the latter's inherent limitations, including single-duplex operation, balance arresting calculation and an inherently lower bandwidth due to timing skew. Timing skew after-effects from abstracted electrical signals aural a alongside interface traveling down different-length conductors, on potentially altered printed ambit lath layers, at possibly altered arresting velocities. Despite getting transmitted accompanying as a individual word, signals on a alongside interface acquaintance altered biking times and access at their destinations at altered moments. When the interface alarm bulk is added to a point area its changed (i.e., its alarm period) is beneath than the better accessible time amid arresting arrivals, the signals no best access with acceptable accompaniment to accomplish accretion of the transmitted chat possible. Back timing skew over a alongside bus can bulk to a few nanoseconds, the consistent bandwidth limitation is in the ambit of hundreds of megahertz.
A consecutive interface does not display timing skew because there is alone one cogwheel arresting in anniversary administration aural anniversary lane, and there is no alien alarm arresting back clocking advice is anchored aural the consecutive signal. As such, archetypal bandwidth limitations on consecutive signals are in the multi-gigahertz range. PCIe is just one archetype of a accepted trend abroad from alongside buses to consecutive interconnects. Other examples cover Consecutive ATA, USB, SAS, FireWire (1394) and RapidIO.
Multichannel consecutive architecture increases adaptability by allocating apathetic accessories to beneath lanes than fast devices.
No comments:
Post a Comment